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In this paper the authors evaluate the timing and power performance of three
skew-tolerant clocking schemes. These schemes are the well known master–slave
clocking scheme (MS) and two schemes developed by the authors: Parallel
alternating latches clocking scheme (PALACS) and four-phase parallel alternat-
ing latches clocking scheme (four-phase PALACS). In order to evaluate the
timing performance, the authors introduce algorithms to obtain the clock
waveforms required by a synchronous sequential circuit. Separated algorithms
were developed for every clocking scheme. From these waveforms it is possible to
get parameters such as the non-overlapping time and the clock period. They have
been implemented in a tool and have been used to compare the timing
performance of the clocking schemes applied to a simple circuit. To analyse the
power consumption the authors have electrically simulated a simple circuit for
several operation frequencies. The most remarkable conclusion is that it is
possible to save about 50% of the power consumption of the clock distribution
network by using PALACS.
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1. Introduction
The evolution in the very large scale integration (VLSI) digital circuits design
makes it mandatory to pay special attention to the clocking scheme used to
implement the system and to the clock generation and distribution over the full
system. While the gate size and, as a consequence, the gate delay is getting smaller,
the die size is rising. Since the delay in interconnection lines increases quadratically
with the line length, it becomes longer than gate delay. Because of that the skew
increases significantly.
Due to the clock skew, the simplest clocking scheme based on edge-triggered
flip-flop should not be used for high-speed designs (Tan and Unger 1986, Bakoglu
1990, Bernstein 1998). This is illustrated in figure 1. As we can see, if the clock skew
is very long and the logic circuit is fast enough, the active edge of the clock can reach
flip-flop 2 too late, i.e. near the instant when its input is going to change. It should be
noted that this problem cannot be solved by enlarging the clock cycle
(Horowitz 1992).
To solve such a problem, it has been suggested that the clock signal should reach
first the registers at the end of the data path. Clock skew could cause malfunction
anyway, as we can see in figure 2. If the clock skew is very long, flip-flop 2 could be
triggered too early. This could be solved by enlarging the clock cycle, but rerouting
the clock path is not a solution if feedback exists in the data path.
In order to prevent the clock skew from causing malfunction, a two-phase
clocking scheme may be used. Two-phase clocking systems use two distinct clocks
generated from the main clock at the last buffering stage. An example of two-phase
clocking scheme is the two-phase master–slave clocking scheme (MSCS), which uses
master–slave structures to implement the register block. A master–slave register
working and its chronogram is shown in figure 3, where it is assumed that the
registers are transparent at the high level of the load signal. During the active level of
the master clock signal, the values generated by the combinational logic are loaded in
the master registers. During the following active level of the slave clock signal, those
values are loaded in the slave registers and become the current state. If the input
signals do not change between the falling edge of the master clock signal and the
raising edge of the slave clock signal, the master–slave structure operates from an
external point of view like a type D flip-flop register triggered by the raising edge of
the slave clock signal. The harmful effects of the clock skew can be prevented by
separating enough the active levels of the master and slave clock signals (i.e. by
enlarging tseparation in figure 3).
In this work the authors present another two skew tolerant clocking
schemes called generically parallel alternating latches clocking scheme (PALACS)
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Figure 1. Fast path race problem in a single-phase system with flip-flops: (a) circuit;
(b) chronogram.
(Guerrero et al. 2002, 2004). These schemes are based on the one-phase double-edge
triggered clocking scheme (Afghahi and Yuan 1991, Oklobdzija 2002). The main
objective of this work is to evaluate the performance in terms of speed and power
consumption of these three clocking schemes (MSCS, two-phase PALACS and four-
phase PALACS).
Targeting this objective, this paper is organized as follows. In the next section
we will see the PALACS clocking schemes. In x3 algorithms to obtain the required
waveforms for each clocking scheme will be introduced. In x4.1 and 4.2 the
correctness of these algorithms will be checked and they will be used to compare the
operation speed of each scheme. In x4.3 the power consumption of PALACS and
MSCS will be compared and we will see that PALACS provide dramatic power
saving. Finally, we will summarize the conclusions.
2. Parallel alternating latches clocking scheme
A remarkable alternative to the one-phase single-edge triggered flip-flop
clocking scheme is the one-phase double-edge triggered flip-flop clocking
scheme (Afghahi and Yuan 1991, Horowitz 1992). This scheme uses the flip-flop
shown in figure 4, which is triggered by both, falling and rising transitions. The
power consumption of the clock distribution network in this scheme is smaller than
using single-edge triggered flip-flops since there is an only clock transition per
computation cycle.
We could say that one-phase single-edge triggered flip-flop clocking scheme is a
particular case of the MSCS where the slave clock signal is obtained by inverting the
master clock signal, i.e. a particular case where the non-overlapping time between
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Figure 4. Double-edge triggered flip-flop.
the clock signals is zero. The general MSCS provides tolerance to an arbitrary skew
by enlarging the non-overlapping region.
Analogously, the authors have generalized the one-phase double-edge triggered
flip-flop clocking scheme to get skew tolerance by using two separated clock signals
(Guerrero et al. 2002).
2.1 Two-phase PALACS
A generalization of the one-phase double-edge triggered flip-flop clocking scheme is
the two-phase parallel alternating latches clocking scheme (two-phase PALACS)
depicted in figure 5.
The scheme uses parallel read and write node (PRAWN) structures. A PRAWN
structure consists of two latches connected in parallel with the same input and a
switch at the output of each latch whose outputs are connected. The loads of both
latches are controlled by separate phases, and the switches are also controlled by
opposite phases. This scheme, unlike the master–slave scheme, allows reading and
writing of the register block, simultaneously, during the active level of each clock
phase. In effect, while clock signal CLK0 is active, latch 0 loads the current input
while latch 1 holds the previous input. The latch 1 data is read in the active phase of
CLK0, since its switch is controlled by CLK0. When CLK0 becomes inactive, latch 0
stops being transparent. Then both phases remain inactive long enough to avoid
clock skew related problems. During this interval both switches are in a high
impedance (HI) state, but the previous data value remains loaded at the switches
output due to parasitic capacitances. When CLK1 activates, the read–write
mechanism works again, but both latches alternate their function, i.e. latch 1 loads
a new value while latch 0 is read. We could say that this clocking scheme is the
two-phase counterpart of the one-phase double-edge triggered flip-flop
clocking scheme (Afghahi and Yuan 1991, Oklobdzija 2002).
If the node at the output of the switches were almost immediately
discharged when a clock signal deactivates due to leakage currents (Nedovic and
Oklobdzija 2000), hold time violations may occur. To prevent this, the designer must
make sure that
KdischargeþLCmin>tholdþtskew ð1Þ
where Kdischarge is the minimum time the node will hold the value before discharging,
LCmin is the minimum delay of the logic circuit, thold is the hold time of the latches
and tskew is the skew of the clock when it deactivates. The fact that Kdischarge is greater
than zero and that thold is usually zero or even negative makes condition (1) easy to
meet.
The most important advantage of PALACS versus MSCS is that the clock
frequency is reduced by 50% for the same data rate. This has considerable benefits,
mainly in the reduction of the power consumed by the clock distribution network.
In effect, with the PALACS, the number of clock transitions is two per computation
cycle, whereas in MSCS it is four. This means that their power dissipation can be
reduced up to 50%. Another interesting advantage is that, for some implementa-
tions, the propagation delay of the PRAWN structure is smaller than the
propagation delay of the master–slave since in MSCS the input signal has to
propagate through two latches, whereas in PALACS it has to propagate through one
latch and a switch (whose delay is usually smaller than the delay of a latch). This
produces an improvement in the operation speed of the system.
2.2 Four-phase PALACS
A drawback of the two phase PALACS is that the raising edges of the load control
signals are hard edges (Harris 2001). This means that, regardless of the instant when
a data item reaches a latch output, it will not keep propagating through the circuit
until the load control signal of the opposite latch receives the next raising edge. In
pipelined designs, hard edges imply that cycle time must be as long as the delay of the
slowest segment, so improvements in the delay of other segments are helpless. On the
other hand, in hard edge-free systems some segments can have a delay longer than
the cycle time if time borrowing is used (Harris 2001). Time borrowing techniques
compensate the time exceeded in the slow segments for the time saved in the fast
segments. The possibility of employing time borrowing gives more freedom to the
designer, so it is desirable to remove hard edges. This is the purpose of the four-phase
PALACS shown in figure 6.
This scheme also uses PRAWN structures. In the two-phase PALACS, the load
control signal of the latches are controlled by opposite phases (CLK0 and CLK1
in figure 6), but the switches are controlled by another two separated phases
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Figure 5. Two-phase PALACS: (a) circuit; (b) chronogram.
(OE0 and OE1 figure 6). Therefore, when CLK0 deactivates, the data item at Q0 can
reach Q by activating OE0 even if CLK1 is not active. Furthermore, if the minimum
delay of the logic circuit is long enough, a data item at the output of a latch can begin
to propagate through the circuit even if that item has not been latched yet. This was
not possible in the two-phase PALACS since the active levels of the load control
signal of a latch and the control signal of its associated switch should not be
overlapped. As we will see in x4.2, this makes it possible to improve the timing
performance of the four-phase PALACS with respect to the two-phase PALACS
even without using time borrowing techniques.
3. Algorithms to generate the required clock waveforms
The clock signals involved in any clocking scheme need to be generated according to
general timing parameters including logic delay, setup and hold times and maximum
tolerable clock skew. In order to compare the speed of the clocking schemes
presented so far, the process of generating the required clock waveform for a given
upper bound of the clock skew and a given circuit has been automated. Several
algorithms for that task have been implemented in a tool. Given a general
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Figure 6. Four-phase PALACS: (a) circuit; (b) chronogram.
synchronous sequential circuit like that shown in figure 7 and a set of timing
parameters, the algorithms generate a chronogram where the conditions to ensure
the correct operation of the circuit are met.
At this point, it is necessary to give a formal definition of skew to use in the
algorithms. Let tc be a clock transition and let C be the set of control inputs
connected to the corresponding clock.
. We will define the nominal arrival time of the transition tc as min{a(tc, i)/
i2C}, where a(t, i) denotes the instant when transition tc reaches input i.
. We will define the skew of transition tc as the difference between max{a(tc, i)/
i2 C} and the nominal arrival time of tc.
It should be noted that, by defining the skew in this way, only positive clock skew
values make sense.
Starting in a stable initial state, the signals begin to change, affected by the delay
of the components. The algorithms set with every signal transition, minimizing the
clock period but ensuring the circuit works properly. This is done iteratively till
the chronogram becomes periodic. From this chronogram, parameters like
non-overlapping time and clock frequency are obtained. This makes it possible to
analyse the operation speed as a function of clock skew.
3.1 Algorithm for the master–slave clocking scheme
To generate the chronogram we will suppose that at the beginning the slave latches
have held the initial state for a sufficiently long time so the next state signal is already
stable and valid at the input of master latches. We will also assume that the first
active pulse happens at the master clock. The meaning of the variables and
parameters used is described as follows (see figure 8).
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Figure 7. A general synchronous sequential circuit.
Input parameters
. tskew0r: Upper bound on the skew for the raising transitions of the clock of
the master latches
. tskew0f: Upper bound on the skew for the falling transitions of clock of the
master latches
. tskew1ra: Upper bound on the skew for the raising transitions of clock of the
slave latches
. tskew1f: Upper bound on the skew for the falling transitions of clock of the slave
latches
. LCmax: Upper bound on the delay of the logic circuit
. LCmin: Minimum delay of the logic circuit, i.e. a lower bound on the amplitude
of the time interval where the output is stable despite the input is no longer
valid
. LmasterDQmax: Upper bound on the delay of a master latch when its load
control signal is already active and its input changes to a valid value
. LmasterCQmax: Upper bound on the delay of a master latch when its input is
already stable and valid and its load control signal activates
. LmasterCQmin: Minimum delay of a master latch when it load control signal
activates
. LslaveDQmax: Upper bound on the delay of a slave latch when its load control
signal is already active and its input changes to a valid value
. LslaveCQmax: Upper bound on the delay of a slave latch when its input is
already stable and valid and its load control signal activates
. LslaveCQmin: Minimum delay of a slave latch when it load control signal
activates
. tsetupmaster: Setup time of a master latch
. tsetupslave: Setup time of a slave latch
. tholdmaster: Hold time of a master latch
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Figure 8. Chronogram generated by the tool for the Master–Slave clocking scheme.
. tholdslave: Hold time of a slave latch
. pwminmaster: Minimum active pulse width at the load control signal of a master
latch to ensure that the data will be latched
. pwminslave: Minimum active pulse width at the load control signal of a slave
latch to ensure that the data will be latched
Variables
. S[i]: Upper bound on the instant of the computation cycle i where the state
signals have reached their new value
. NS[i]: Upper bound on the instant of the computation cycle i where the next
state signals have reached their new value
. QM[i]: Upper bound on the instant of the computation cycle i where the
output of the master latches have reached their new value
. CLK0r[i]: Nominal arrival time of the rising edge of the master clock in the
computation cycle i
. CLK0f[i]: Nominal arrival time of the falling edge of the master clock in the
computation cycle i
. CLK1r[i]: Nominal arrival time of the rising edge of the slave clock in the
computation cycle i
. CLK0f [i]: Nominal arrival time of the falling edge of the slave clock in the
computation cycle i
Output parameters
. W0: Active pulse width of the master clock signal
. W1: Active pulse width of the slave clock signal
. displacement: Time elapsed from the activation of the master clock signal to the
activation of the slave clock signal
. T: Clock signals period
Supposing that the load control signals are active in high, the algorithm for the
Master–Slave scheme is as follows.
/set the initial state of the chronogram/
CLK1r[0] 0
CLK1f [0] pwminMasterþ tskew1r
QM[0] LmasterCQmaxþ tskew1r
CLK0r[0] CLK1f [0]þ tskew1fþ tholdMasterLslaveCQminLCmin
S [0] max{CLK0r[0]þ tskew0rþLslaveCQmax, QM[0]þLslaveDQmax}
CLK0f [0] max{QM[0]þ tsetupSlave, CLK0r[0]þ tskew0rþ pwminslave}
NS [0] S [0]þLCmax
/draw the chronogram iteratively till it becomes periodic/
i 0
DO
I iþ 1
CLK1r[i] CLK0f [i 1]þ tskew0fþ tholdSlaveLmasterCQmin
QM[i] max{CLK1r[i]þ tskew1rþLmasterCQmax, NS [i 1]þLmasterDQmax}
CLK1f [i] max{NS [i 1]þ tsetupMaster, CLK1r[i]þ tskew1rþ pwminMaster}
CLK0r[i] CLK1f [i]þ tskew1fþ tholdMasterLslaveCQminLCmin
CLK0f [i] max{QM[i]þ tsetupSlave, CLK0r[i]þ tskew0rþ pwminSlave}
S[i] max{CLK0r[i]þ tskew0rþLslaveCQmax, QM[i]þLslaveDQmax}
NS[i] S[i]þLCmax
UNTIL CLK1r[i]CLK1r[i 1]¼CLK1f [i]CLK1f [i 1]¼QM[i]QM[i 1]¼
CLK0r[i]CLK0r[i 1]¼CLK0f[i]CLK0f[i 1]¼S[i]S[i 1]¼NS[i]NS[i 1]
/set some output parameters/
W0 CLK0f [i]CLK0r[i 1]
W1 CLK1f [i]CLK1r[i 1]
Displacement CLK1r[i]CLK0r[i]
T CLK1r[i]CLK1r[i 1]
3.2 Algorithm for the two-phase PALACS
To generate the chronogram in the two phase PALACS, we will suppose that at the
beginning the latches labelled with 1 have held the initial state for a time long enough
so that the state is already at their output. We will also assume that the first active
pulse happens at the clock 0. The meaning of the variables and parameters used is
as follows (see figure 9).
Input parameters
. tskewr: Upper bound on the skew for a rising transition of a clock signal
. tskewf: Upper bound on the skew for a falling transition of a clock signal
. LCmax: Upper bound on the delay of the circuit
. LCmin: Minimum delay of the circuit
. Kcmax: Upper bound on the delay of a switch when its input is already valid
and it activates
. Kcmin: Minimum delay of a switch when it activates
. Kimax: Upper bound on the delay of a switch when it is already on and its input
changes
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Figure 9. Chronogram generated by the tool for the two-phase PALACS.
. LDQmax: Upper bound on the delay of a latch when its load control signal is
already active and its input changes
. LCQmax: Upper bound on the delay of a latch when its input is already valid
and its load control signal activates
. tsetup: Setup time of the latches
. thold: Hold time of the latches
. pwmin: Minimum active pulse width at the load control signal of a latch to
ensure that the data will be latched
Variables
. S [i]: Upper bound on the instant of the computation cycle i where the state
signals have reached their new value
. NS[i]: Upper bound on the instant of the computation cycle i where the next
state signals have reached their new value
. Q[i]: Upper bound on the instant of the computation cycle i where the output
of the latches labelled with (i mod 2) have reached their new value
. CLKr[i]: Nominal instant of the computation cycle i where the load control
signal of the latches labelled with (i mod 2) activates
. CLKf[i]: Nominal instant of the computation cycle i where the load control
signal of the latches labelled with (i mod 2) deactivates
Output parameters
. W: Active pulse width of the clock signals
. T: Clock signals period
We will assume that if the input of a latch gets valid at instant ti while its load control
signal activates at instant tc then the new value of the input appears at the output at
an instant no later than max{tiþKimax, tcþKcmax} (Tan and Unger 1986).
Supposing that the control signals are active in high, the algorithm is the following.
/set the initial state of the chronogram/
CLKr[0] 0
S [0] tskewrþKcmax
NS [0] S[0]þLCmax
CLKf [0] max{NS [0]þ tsetup, pwminþ tskewr}
Q[0] max{CLKr[0]þ tskewrþLCQmax, NS[0]þLDQmax}
/draw the chronogram iteratively till it becomes periodic/
i 0
DO
i iþ 1
CLKr[i] CLKf [i 1]þ tskewfþmax{0, tholdKcminLCmin}
S [i] max{CLKr[i]þ tskewrþKcmax, Q[i 1]þKimax}
NS[i] S [i]þLCmax
CLKf[i] max{NS [i]þ tsetup, CLKr[i]þ tskewrþ pwmin}
Q[i] max{CLKr[i]þ tskewrþLCQmax, NS [i]þLDQmax}
UNTIL
CLKr[i]CLKr[i 1]¼S [i]S [i 1]¼NS [i]NS [i 1]¼CLKf [i]CLKf [i 1]¼
Q[i]Q[i 1]
/set some output parameters/
W CLKf [i]  CLKr[i]
T 2(CLKr[i]  CLKr[i  1])
3.3 Algorithm for the four-phase PALACS
To generate the chronogram in the four phase PALACS, we will suppose that at the
beginning the latches of figure 6 labelled with 0 have held the initial state for a time
long enough so that state is already valid at their output. We will also assume that
the first active pulse happens at the clock OE0. The meaning of the variables and
parameters used is as follows (see figure 10).
Input parameters
. tskewrCLK: Upper bound on the skew for a rising transition of a load clock
signal
. tskewfCLK: Upper bound on the skew for a falling transition of a load clock
signal
. tskewrOE: Upper bound on the skew for a rising transition of a output enable
clock signal
. tskewfOE: Upper bound on the skew for a falling transition of a output enable
clock signal
. LCmax: Upper bound on the delay of the circuit
. LCmin: Minimum delay of the circuit
. Kcmax: Upper bound on the delay of a switch when its input is already valid
and it activates
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Figure 10. Chronogram generated by the tool for the four-phase PALACS.
. Kcmin: Minimum delay of a switch when it activates
. Kimax: Upper bound on the delay of a switch when its input is already valid and
it activates
. Kimin: Minimum delay of a switch when its input changes
. LDQmax: Upper bound on the delay of a latch when its load control signal is
active and its input changes
. LCQmax: Upper bound on the delay of a latch when its input is already valid
and its load control signal activates
. LCQmin: Minimum delay of a latch when its load control signal activates
. tsetup: Setup time of the latches
. thold: Hold time of the latches
. pwmin: Minimum active pulse width at the load control signal of a latch to
ensure that the data will be latched
Variables
. S[i]: Upper bound on the instant of the computation cycle i where the state
signals have reached their new value
. NS[i]: Upper bound on the instant of the computation cycle i where the next
state signals have reached their new value
. Q[i]: Upper bound on the instant of the computation cycle i where the output
of the latches labelled with (iþ 1 mod 2) have reached their new value
. CLKr[i]: Nominal instant of the computation cycle i where the load control
signal of the latches labelled with (iþ 1 mod 2) activates
. CLKf [i]: Nominal instant of the computation cycle i where the load control
signal of the latches labelled with (iþ 1 mod 2) deactivates
. OEr[i]: Nominal instant of the computation cycle i where the output enable
signal of the latches labelled with (i mod 2) activates
. OEf [i]: Nominal instant of the computation cycle i where the output enable
signal of the latches labelled with (i mod 2) deactivates
Output parameters
. WCLK: Active pulse width of the load clock signals
. WOE: Active pulse width of the output enable clock signals
. T: Clock signals period
. Displacement: Time elapsed from the activation of the output enable clock of
a latch to the activation of the load clock signal of the same latch
Again, we will assume that if the input of a latch gets valid at instant ti while its load
control signal activates at instant tc then the new value of the input appears at the
output at an instant no later than max{tiþKimax, tcþKcmax}.
Supposing that the control signals are active in high, the algorithm is the
following:
/set the initial state of the chronogram/
OEr[0] 0
CLKr[0] 0
S[0] tskewrOEþKcmax
NS[0] S[0]þLCmax
CLKf [0] max{NS[0]þ tsetup, pwminþ tskewrCLK}
Q[0] max{CLKr[0]þ tskewrCLKþLCQmax, NS[0]þLDQmax}
/draw the chronogram iteratively till it becomes periodic/
i 0
DO
I iþ 1
OEr[i] CLKf [i 1]þ tskewfCLKþ tholdKcminLCmin
OEf [i 1] OEr[i] tskewfOE
CLKr[i] CLKf [i 1]þ tskewfCLKþ tholdLCQminKiminLCmin
S [i] max{OEr[i]þ tskewrOEþKcmax, Q[i 1]þKimax}
NS[i] S [i]þLCmax
CLKf [i] max{NS[i]þ tsetup, CLKr[i]þ tskewrCLKþ pwmin}
Q[i] max{CLKr[i]þ tskewrCLKþLCQmax, NS[i]þLDQmax}
UNTILOEr[i]OEr[i 1]¼OEf [i]OEf [i 1]¼CLKr[i]CLKr[i 1]¼CLKf [i]
CLKf [i 1]¼ S[i] [S[i 1]]¼NS[i]NS[i 1]¼Q[i]Q[i 1]
/set some output parameters/
T 2(CLKr[i]CLKr[i 1])
OEf[i] OEf[i 1]þT/2
WCLK CLKf[i]CLKr[i]
WOE OEf[i]OEr[i]
Displacement CLKr[i]OEr[i]
4. Results
In order to check the algorithms, the binary four-bit counter depicted in figure 11
has been implemented using standard cells of a 0.35 mm CMOS process. The
parameters of the MOS transistor model used in our simulation and simulation
conditions are shown in table 1.
In order to get realistic clock waveforms, inverter chains like that shown
in figure 12 were used to implement each clock net. The latches used in every
clocking scheme are transparent at the low level. Because of its simplicity, full
electrical simulation of the test circuit is feasible. These characteristics make the
proposed example especially appropriate to test clocking schemes and to validate
the proposed algorithms.
In the following sections, the correct operation of the algorithms is first checked
by simulation the operation of the circuit under the clock signals calculated by the
tool. The algorithms are then used to compare the operation speed of the three
analysed clocking schemes. Finally, the power consumption of the circuit employing
these schemes is measured by electrical simulation for several operation frequencies.
4.1 Algorithm validation
To check the implementation of the algorithms, the authors have carried out
electrical simulation witch SPECTRE within Cadence’s design framework II
(Cadence 1999). For each clocking scheme, we will proceed as follows.
. First, the circuit will be analysed to get the timing parameters required by the
algorithms. The critical path will be obtained by topological analysis.
. The tool will be used to get the clock waveforms in a skew free environment
and we will check that the circuit works by electrical simulation.
D1
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D3
D0
clk0
clk1
PRESET
Q0
Q1
Q2
Q3
Figure 11. A four-bit counter.
Table 1. Simulation parameters.
Minimum channel length 0.3 microns
Minimum gate width 0.6 microns
MOSFET model MOS BSIM3V3
Clock slopes (before going through the clock net) 3 picoseconds
Supply voltage 3.3V
Temperature 25C
inv X 1 inv X 8
Figure 12. Clock distribution net.
. Then, using the same clock waveforms, clock skew will be introduced till
produce malfunction.
. The introduced clock skew will be measured and the tool will be used to
recalculate clock waveforms tolerant to that clock skew.
. Finally, the circuit will be simulated with the new clock waveforms to check
that it is tolerant to the introduced skew.
The first step, timing analysis of the circuit, is common for both PALACS schemes.
For these schemes, the authors used latches of the cell library that had the switch
integrated working as an output enable signal. The analysis has been carried out
using the design framework II environment to get the SDF delay file. From
this file the parameters required by the algorithm were obtained. They are shown
in table 2.
The authors got the clock waveforms for two-phase PALACS using these timing
parameters and assuming there is no clock skew. As can be seen in figure 13, the
circuit works properly. Note that, unlike the clock signals of the example
chronograms, the clock signals in the simulations are active at the low level.
Without changing the waveform of the clock signals, the authors introduced skew
in the clock signals controlling the latches of the two most significant bits by making
them go through an inverter chain. As shown in figure 14, when four inverters are
introduced in the clock path the circuit does not work correctly anymore.
The introduced skew was measured and the clock waveforms were recalculated to
make the circuit tolerant to that skew. The electric simulation of figure 15 shows that
the circuit works correctly.
The authors repeated the entire process for the four-phase PALACS. The results
are shown in figures 16–18.
The glitches remarked in figure 18 are not relevant since they do not happen near
the end of any active pulse. So, the circuit works correctly.
Table 2. Timing parameters of the four bit counter.
Master–Slave PALACS
Maximum delay of the logic circuit 776 ps 887 ps
Minimum delay of the logic circuit 239 ps 372 ps
Maximum DQ delay of the latches 500 ps (master) and 594 ps (slave) 525 ps
Maximum CQ delay of the latches 689 ps (master) and 769 ps (slave) 679 ps
Minimum CQ delay of the latches 415 ps (master) and 444 ps (slave) 602 ps
Setup time of the latches 190 ps 270 ps
Hold time of the latches 0 ps 0 ps
Minimum latching pulse width 370 ps 510 ps
Maximum delay of the switch
its input is valid and it is activated
98 ps
Minimum delay of the switch
when it is activated
8 ps
Maximum delay of the switch
when it the input changes
98 ps
Minimum delay of the switch
when it the input changes
8 ps
clock0
clock1
D3
D2
D1
D0
reset
Figure 13. Electric simulation of the four bit counter using the two-phase PALACS in a skew
free environment.
clk1 (nominal)
clk0 (nominal)
reset
clk1 (with maximum skew)
D3
D2
D1
D0
clk0 (with maximum skew)
Figure 14. Electric simulation of the four bit counter using the two-phase PALACS under
a clock skew equal to the delay of four inverters.
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clk0 (nominal)
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clk1 (with maximum skew)
D3
D2
D1
D0
Figure 15. Electric simulation of the four bit counter using the two-phase PALACS tolerant
to the introduced skew.
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Figure 16. Electric simulation of the four bit counter using the four-phase PALACS in
a skew free environment.
clk0
OE0
clk1
OE1
reset
D3
D2
D1
D0
Figure 17. Electric simulation of the four bit counter using the four-phase PALACS under
a clock skew causing malfunction.
clk0 (with maximum skew)
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Figure 18. Electric simulation of the four bit counter using the four-phase PALACS tolerant
to the introduced skew.
The tool was also checked for the master–slave scheme in the same way. The
results are not shown since it is a well known scheme that has been used for a long
time.
4.2 Analysis of operation speed
Here, the maximum computation frequency (minimum computation period) for the
three multiphase clocking schemes (master–slave, two-phase PALACS and four-
phase PALACS) will be compared. As seen in the previous section, the minimum
period depends on the clock skew. So, when tskew¼ 0 the four bit counter can reach a
computation frequency of 534MHz with the Master-Slave scheme, while with the
PALACS schemes can reach a computation frequency of 662MHz. This means
a speed-up of 24% compared to the master–slave scheme.
In order to see how clock skew affects computation speed, the authors have
obtained the computation cycle time that can be reached with each scheme for
skew values from 0 to T0, where T0 is the minimum computation cycle time for the
PALACS schemes. This has been done by iteratively running the algorithms
assuming that the maximum skew for all the clock signals is the same and that
the skew values for rising and falling transitions are equal. The result is shown
in figure 19.
As can be seen in figure 19, the minimum computation cycle for the
PALACS schemes is 1510 ps, what is the sum of the maximum delay of a latch
with its switch and the delay of the logic circuit. On the other hand, the minimum
computation cycle time reachable with the master–slave scheme is 1870 ps, the sum
of the delays of a master latch, a slave latch and the logic circuit.
All the clocking schemes present a piecewise linear dependence of the
minimum cycle time with the maximum allowed skew. PALACS curves show
0ps 500ps 1000ps 1500ps
Maximum skew
1000ps
2000ps
3000ps
4000ps
5000ps
6000ps
Tc
ic
le
Master-slave
Four-phase PALACS
Two-phase PALACS
Figure 19. Computation cycle time versus clock skew for each clocking scheme.
two regions: one of slope 0 and a second of slope 2. The transition from the first
region to the second region in the two-phase PALACS occurs when
CLKr[i]þ tskewrþKcmax rises above Q[i 1]þKimax, while this transition in the
four-phase PALACS happens when OEr[i]þ tskewrOEþKcmax rises above
Q[i 1]þKimax.
The MSCS shows three regions of operation with slopes 0, 2 and 4 respectively.
The transition from the first region to the second region happens
when CLK0r[i]þ tskew0rþ pwminslave rises above QM[i]þ tsetupslave; and the transition
from the second region to the third region takes place when
CLK1r[i]þ tskew1rþLmasterCQmax rises above NS[i 1]þLmasterDQmax.
As we can see, although the four phase PALACS is always the fastest, the
master–slave scheme is faster than the two-phase PALACS for a range of values of
the clock skew. Nevertheless, both PALACS schemes behave much better than the
MSCS as the clock skew increases.
In summary, PALACS performs better than MSCS in most cases. In particular,
two-phase PALACS is faster than MSCS for low and high skew without including
extra complexity in the design of latches or clock distribution network. The four-
phase PALACS shows even better timing properties at the expense of extra clock
signals.
4.3 Power consumption
VLSI digital systems have evolved to big and more complex systems being clocked at
high enough frequency. This evolution has reached a point where the overhead of the
clock in the form of power consumption has become unacceptable. This is confirmed
by what is observed in high-performance microprocessors (Tiwari et al. 1998). So,
reducing the power due to clock signal distribution is a mandatory issue in digital
design.
In this section we will see results regarding the power consumption of the three
clocking schemes under analysis. Again, they have been obtained by electrically
simulating the circuit of figure 11.
The PALACS schemes should save power with respect to the MSCS for of two
reasons. In each computation cycle the number of latches whose state changes with
PALACS is half the number of latches whose state changes using the MSCS, but
what is more important is the fact that the two-phase PALACS has the same number
of clock signal as the MSCS, working at half the frequency for the same computation
speed. So the power consumption of the clock distribution network should be
smaller. On the other hand, the consumption of the logic circuit should be similar for
the three clocking schemes.
To check this power saving, the authors have measured the power consumption
of the four bit counter of figure 11 for several computation frequencies using the
PALACS and the master–slave schemes. In the simplified example, a buffer plays
the role of the clock distribution network. In order to measure the consumption of
each component separately, the authors used separated power sources for the
clock distribution network, the logic circuit and the latches. The results are shown
in table 3.
As expected, there is a remarkable power saving in the two-phase PALACS with
respect to the master–slave clocking scheme. The power consumption of the latches is
reduced by 12% and the power consumption of the clock net is reduced by 42%.
However, there is no power saving in the clock net for the four-phase PALACS, since
it uses not two, but four separated clock signals.
5. Conclusions
The authors have presented two skew tolerant clocking schemes for digital VLSI
systems called PALACS. These schemes are inspired on the one-phase double-edge
triggered clocking scheme. The authors have compared the performance of
these schemes with the two-phase master–slave clocking scheme in terms of speed
and power consumption. PALACS outperforms master–slave in both speed and
power. In the opinion of the authors, the most remarkable improvement is the power
saving. The simpler two-phase PALACS, while comparable in complexity to the
MSCS, is about 20% faster and greatly improves the consumption of the clock
distribution network. The four-phase PALACS provides even better timing
performance at the expense of a more complex clock distribution network. This
makes PALACS a very interesting alternative when designing large digital systems
operating at high frequencies.
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